A circuit is described that enables the output of a thermoelectric generator (TEG) to be boosted to around 5V over a TEG open circuit voltage range of 60 to 400mV. The topology has a JFET and MOSFET start-up system which operates sequentially to charge a reservoir capacitor. When the capacitor is charged, the topology is converted to a discontinuous current mode flyback circuit which uses a BUZ11 MOSFET as the switch. The flyback circuit matches the converter input resistance to the TEG output resistance, thereby obtaining maximum power from the TEG. The circuit uses easily obtainable discrete components.
Introduction: This Letter describes a low input voltage step-up converter, constructed from readily available components, able to boost the output voltage of a thermoelectric generator (TEG) energy harvester (EH) to a usable level. In 1997, Damaschke published the first work in this area showing that a TEG output voltage of 300 mV could be increased to 5V [1] . More recently [2] [3] [4] [5] [6] [7] [8] have described TEG boost converters, claiming operation from voltages between 20 and 250 mV. The lower voltage versions of these use fabrication processes and native transistors to produce small size bespoke converters for use where space is at a premium. Only [4, 7, 8] describe a means of matching converter load to the TEG to achieve optimum power output.
There are many EH applications where circuit size is not overly important. Additionally, not all EH systems can afford bespoke devices. It is shown here that similar results can be achieved using easily obtainable, low-cost, standard components, with the proviso of a larger size. Also, the circuit described here automatically matches converter input resistance to TEG output resistance (approximately constant at 5.5 Ω over the temperature range of interest), through use of a discontinuous current mode (DCM) flyback circuit [9] . However the DCM flyback circuit needs a starter circuit. Fig. 1 shows a diagram of the main circuit. Circuit description: The ungapped transformer TX1 is wound on an RM14 core, has 20 primary turns and two 1000 turn secondary windings and is the largest component used. Switches Sw1, Sw2 and Sw3 are semiconductor devices -see later. Consider initially switches Sw1 and Sw2 to be closed and Sw3 to be open. When the TEG voltage is applied to the converter, sinusoidal oscillations commence via Q1, transformer windings P1 and S2, and C2 at around 2kHz frequency. At low TEG voltages the voltage gain around this loop and the energy available are low so that oscillations build slowly. When the oscillatory voltage across S2 has increased sufficiently to turn on MOSFET Q2 for part of the oscillation period then oscillations build more rapidly since the switching action of Q2 increases loop gain. Throughout this period the voltage oscillations are applied via winding S1 and D2 to C4 which charges at first slowly and then rapidly when Q2 begins to switch. Thus there is a two-stage start-up process. When sufficient voltage is across C4 the circuit configuration is changed to a flyback circuit. A voltage detector circuit, see Fig. 2 , determines when C4 is able to support the topology change transient current. The circuit of Fig. 2 detects when voltage across C4 reaches around 5V at which point Q6 and Q7 turn on by regenerative action, rapidly raising VOUT to about 150 mV below V detector input. Conversely, should the voltage across C4 drop below the 5 V required then regenerative action is broken and VOUT rapidly falls. It is worth noting that D3 and D4 operate at low current and thus at lower than their rated Zener voltage. The voltage VOUT supplies a CMOS 4013 dual D-type IC. Both halves of the D-type are configured as oscillators. The first D-type, see Fig. 3 , is configured as a 3 kHz oscillator and its square wave output feeds a Dickson voltage tripler circuit to provide −14 V. The −14 V is applied to the gates of switches Sw1 and Sw2, which are type J105 JFETs. These JFETs have an on resistance below 3 Ω, so that their resistance does not hinder the growth of start-up oscillations. The −14 V turns off Sw1 and Sw2 and the two-stage start-up system (Q1 and Q2) therefore ceases to function. The second D-type, see Fig. 4 , is configured as a 120 Hz oscillator. Its square wave output has 33% duty ratio and is applied to Sw3 (a BUZ11 MOSFET), which is the flyback converter switch, completing the conversion to flyback topology. With this duty ratio, frequency and value of P1 magnetising inductance, the flyback converter simulates a 5.5 Ω resistor to match the TEG output resistance. To prevent both D-type oscillators latching into a non-oscillatory state, Q8, Q9, and associated diodes, are configured as NAND gates to pull the reset inputs low if latch up is detected, forcing oscillations to start. The external load is also connected to VOUT. For optimum efficiency VOUT should be kept around 5½ V, since if it rises significantly above that level the circuit takes more current and reduces efficiency. It is thus advisable that a regulator is used to control VOUT by removing energy from C4 if VOUT becomes too high, to charge say a 3.3 V battery. That work has not been undertaken here.
Q1, the start-up JFET, must have a low Idss if it is to oscillate at low TEG voltage. Q1 was chosen to be a 2N3819 for convenience. Several 2N3819 JFETs were tested in the circuit, and best results were found to occur for a 2N3819 with 2 mA Idss (the lowest value obtainable from the 2N3819 range). With this particular transistor the circuit starts at 60 mV TEG open circuit voltage, but takes several seconds to charge C4, switch to flyback topology and complete the load matching process. When Q1 has a higher value of Idss the start-up voltage increases, being around 140 mV when Idss = 17mA. Note that the choice of D1 is critical. A Schottky diode at this location will prevent start-up oscillations at low TEG voltages.
Results: Fig. 5 shows an efficiency curve for the circuit when supplied from a simulated TEG with 5.5 Ω output resistance. During these measurements a resistor load was connected across VOUT and adjusted, for each simulated TEG open circuit voltage, to obtain a load voltage of around 5½ V. The circuit has a peak efficiency of 72% which compares favourably with [7] , which has the highest peak efficiency of the bespoke designs (73%). The highest matching error was found to occur at 400 mV TEG open circuit voltage, where the converter input voltage of 215 mV produced a 0.56% reduction in converter input power. Conclusions: A discrete component TEG converter has been designed and tested which uses readily available components and performs as well as bespoke integrated circuits described by others in the literature. When a JFET having 2 mA Idss is used the circuit starts at 60 mV TEG open circuit voltage, taking 135 µW from the TEG after start up. It provides an unregulated output voltage of just over 5 V, higher than that of other designs, and also automatically provides a matched load to the TEG ensuring optimum power transfer.
